FORMAL VERIFICATION OF ALGORITHMIC AND HIGH LEVEL SYNTHESIS MODELS

High-Level Synthesis (HLS) transforms algorithmic and potentially untimed design models often written in SystemC and C++ to fully timed Register Transfer Level (RTL) design blocks. The primary verification requirement is to allow thorough verification of algorithmic code prior to synthesis, in order to ensure that the abstract algorithm implementation is tested and fully optimized against the original specification, as well as avoiding long debug cycles.

Simulation-style verification of HLS code is largely performed by compiling and debugging the design representation, linked with the a SystemC Class Library implementation, in a similar fashion to software test. Due to the limited availability of SystemC verification tools, much of the verification task is performed on the resulting synthesized RTL code, introducing a level of indirection that makes correcting issues at the SystemC/C++ level complex and time consuming.

OneSpin’s SystemC/C++ Extension to OneSpin 360 DV enables formal verification for easy bug detection and functional verification of SystemC/C++ code.

Coding issues, such as use of undefined values from uninitialized memory reads, or undefined operation results (e.g. division by zero), race conditions between threads, as well as SystemC-specific automated arithmetic overflows, and number precision problems may be effectively detected using OneSpin 360 DV-Inspect™ formal auto checks. Automated DV-Verify Apps at the SystemC/C++ level, allow thorough functional analysis, e.g. for data flow integrity. Support for C-Assert and temporal (with timing) System Verilog Assertions (SVA) as part of DV-Verify Formal ABV enables full assertion-based formal verification, including popular coverage metrics such as Quantify™ observation coverage. OneSpin 360 DV-SC works with major high level synthesis tools like Cadence Stratus™ including Stratus SystemC IP library (cynw*) and NEC Cyber-Workbench™, as well as C/C++ code generated from Matlab/Simulink™. A versatile debugger and analyzer targeted at SystemC is integrated in the tool.
ONESpin 360 DV-SC Feature Overview

SystemC/C++ Language
- Generic C/C++ with static memory layout, and static polymorphism, including pointers, fixed sized arrays, structs, classes, templates
- Standard Synthesizable SystemC, including sc_fixed with QM_TRM and QM_WRAP
- Models for HLS, such as Cadence Stratus™, including Cadence Stratus™ Synthesis cynw* libraries, and NEC Cyber-Workbench™
- Algorithmic C/C++ models without floating point types, e.g. generated from Matlab/Simulink™
- Mixed Language with Verilog/System Verilog/VHDL

Formal Auto Checks / Super linting
- Initialization/Reset Checks
- Arithmetic Overflow and Precision Checks for SystemC sc_int, sc_uint, sc_fixed/sc_ufixed, Cadence cynw_fixed/cynw_ufixed, and C++ base types (e.g. uint8_t)
- Range and condition Checks, e.g. array access out of bounds, division by zero
- Race detection between threads, e.g. write-write races

Formal Coverage Analysis
- Dead Code detection, line/block coverage
- FSM deadlock detection, state/transition coverage

OneSpin Solutions
OneSpin Solutions is a pioneer of advanced, award winning formal verification technologies, incubated at Infineon and leveraging 300+ engineering years of development and applications experience. The company’s product line includes automated design analysis requiring no knowledge of formal methods, to powerful, exhaustive, coverage-driven property verification, and incorporates an Equivalency Checker used as a gold standard within other design tool development programs. Excelling in ease-of-use, high-performance and accessibility, OneSpin’s products have been leveraged by a large number of electronic system and semiconductor companies worldwide on many leading edge designs. The company operates globally, with its headquarters in Munich, Germany, and offices in San Jose, CA and Tokyo, Japan.

Your Notes: