close By using this website, you agree to the use of cookies. Detailed information on the use of cookies on this website can be obtained on OneSpin's Privacy Policy. At this point you may also object to the use of cookies and adjust the browser settings accordingly.

In the news

ESD Alliance Workshop on Digital Marketing: Agility

By Paul McLellan, Cadence Breakfast Bytes Blogs

Last week the ESD Alliance ran another workshop on digital marketing, with Nicolas Athanasopoulos of OneSpin and Dave Kelf (now at Breker, but who used to work with Nicolas at OneSpin).

Nicolas had two main messages:

- Digital marketing requires agility: start small, analyze, optimize, and repeat.

- Training is key: there are a lot of digital marketing tools.

Read more

Experts at the Table, Part 2: So Many Waivers Hiding Issues

By Brian Bailey, Semiconductor Engineering

Domain crossings can produce thousands of waivers. How does a team put in place a methodology for dealing with them?

Semiconductor Engineering sat down to discuss problems associated with domain crossings with Alex Gnusin, design verification technologist for Aldec; Pete Hardee, director, product management for Cadence; Joe Hupcey, product manager and verification product technologist for Mentor, a Siemens Business; Sven Beyer, product manager design verification for OneSpin; and Godwin Maben, applications engineering, scientist for Synopsys. What follows are excerpts of that discussion.

[…]

Read more

Adding Safety Into Automotive Design

By Ann Steffora Mutschler, Semiconductor Engineering

The ISO 26262 spec is a household term for anyone even remotely involved with the automotive industry today. Increasingly, though, it is being used interchangeably with safety-readiness across the entire supply chain.

[...]

 

Read more

RISC-V Inches Toward The Center

Semiconductor Engineering logo

By Ann Steffora-Mutschler, Semiconductor Engineering

RISC-V is pushing further into the mainstream, showing up across a wide swath of designs and garnering support from a long and still-growing list of chipmakers, tools vendors, universities and foundries. In most cases it is being used as a complementary processor than a replacement for something else, but that could change in the future.

[…]

Read more

Domain Crossing Nightmares I Part 1

Semiconductor Engineering logo

By Brian Bailey, Semiconductor Engineering

Semiconductor Engineering sat down to discuss problems associated with domain crossings with Alex Gnusin, design verification technologist for Aldec; Pete Hardee, director, product management for Cadence; Joe Hupcey, product manager and verification product technologist for Mentor, a Siemens Business; Sven Beyer, product manager design verification for OneSpin; and Godwin Maben, applications engineering, scientist for Synopsys. What follows are excerpts of that discussion.

[…]

Read more

Is Cloud Computing Suitable For Chip Design?

Semiconductor Engineering logo

Brian Bailey, Semiconductor Engineering

Is semiconductor design being left behind in a cloud-dominated world? Finance, CRM, office applications and many other sectors have made the switch to a cloud-based computing environment, but the EDA industry and its users have hardly started the migration. Are EDA needs and concerns that different from everyone else? We are starting to see announcements from EDA companies, but few cheerleaders are ready to announce that they do design in the cloud.

[…]

Read more

AI Chips Must Get The Floating-Point Math Right

Semiconductor Engineering logo

By Sergio Marchese, Semiconductor Engineering

Most AI chips and hardware accelerators that power machine learning (ML) and deep learning (DL) applications include floating-point units (FPUs). Algorithms used in neural networks today are often based on operations that use multiplication and addition of floating-point values, which subsequently need to be scaled to different sizes and for different needs. Modern FPGAs such as Intel Arria-10 and Xilinx Everest include floating-point units in their DSP slices that can be leveraged to optimize classification, detection, and image recognition tasks. Convolutional neural networks (CNNs) are popular for computer vision applications and are demanding on compute power. The computational workload of a convolution layer may involve deeply nested loops.

[…]

Read more

Join ESD Alliance for Workshop on Mastering Digital-Driven Marketing and Sales

EDA Cafe logo

By Bob Smith, EDA Cafe

It didn’t take much coaxing to convince OneSpin’s Nicolas Athanasopoulos and Dave Kelf from Breker to offer part two of their Digital Marketing Workshop series on best marketing practices for an effective social media strategy. They will be back Wednesday, October 3, with Digital Marketing Workshop 2.0, “Agility, Training and Collaboration ––The three key ingredients to master digital-driven marketing and sales.”

[…]

Read more

Press Contact

portrait of Nanette Collins

Nanette Collins
» nanette@nvc.com
» +1 617 437 1822