close By using this website, you agree to the use of cookies. Detailed information on the use of cookies on this website can be obtained on OneSpin's Privacy Policy. At this point you may also object to the use of cookies and adjust the browser settings accordingly.

Conference talks and presentations

Listen to our experts' keynotes or follow the presentations given during one of our conference presences.

Accelerating FPGA Development by Using DV Inspect

Salaheddin Hetalani, OneSpin Solutions

Accelerating FPGA Development by Using DV Inspect

Our field application engineer, Salaheddin Hetalani, is showing a demo about how to accelerate FPGA development flow by integrating OneSpin's DV Inspect.

Leveraging 20 Years of Formal Verification Data to Speed-up Today’s Proof

Dominik Strasser, VP of Engineering

Leveraging 20 Years of Formal Verification Data to Speed-up Today’s Proof

Speaker: Dominik Strasser
Recorded at: DVClub Europe Conference 2019
Date: 16th Apr 2019

Ensure Compliance and Trust for RISC-V Cores and SoCs with Complete Formal Verification

Sasa Stamenkovic, Senior Field Application Engineer 

Ensure Compliance and Trust for RISC-V Cores and SoCs with Complete Formal Verification

At the Verification 3.0 Innovation Summit on March 19th at Levi's Stadium in Santa Clara, California, OneSpin's Senior Field Application Engineer, Sasa Stamenkovic, discussed the importance of thoroughly verifying RISC-V processor cores—and outlined how formal verification can make that task easier.

Vadislav Palfy & Nicolae Tusinschi at DVCon US 2018

Vladislav Palfy, Director Application Engineering, and Nicolae Tusinschi, Product Specialist Design Verification

Vadislav Palfy & Nicolae Tusinschi at DVCon US 2018

Vladislav Palfy & Nicolae Tusinschi about the usage of mutation coverage for advanced bug hunting at DVCon US 2018.

Sasa Stamenkovic at DVCon US 2018

Sasa Stamenkovic, Senior Field Application Engineer

Sasa Stamenkovic at DVCon US 2018

Our senior field application engineer, Sasa Stamenkovic, in his joint session with Ravi Ram from Xilinx on formal verification of floating-point hardware with assertion-based vip.

Vladislav Palfy at DVCon Europe 2017

Vladislav Palfy, Director Application Engineering

Vladislav Palfy at DVCon Europe 2017

Vladislav Palfy, Global Manager Application Engineering, attended a panel about intelligent automation at DVCon Europe 2017.

Sergio Marchese at DVCon Europe 2017

Sergio Marchese, Technical Marketing Manager

Sergio Marchese at DVCon Europe 2017

Sergio Marchese, technical marketing manager at OneSpin, talks about formal fault propagation analysis that scales modern automotive SoCs.