close By using this website, you agree to the use of cookies. Detailed information on the use of cookies on this website can be obtained on OneSpin's Privacy Policy. At this point you may also object to the use of cookies and adjust the browser settings accordingly.

RISC-V Summit 2019 – Day 3 | Rob Oshana

On our third day of the RISC-V Summit 2019, we met Robert Oshana, VP Software Engineering and R&D at NXP Semiconductors, who told us a bit more about his plans on advancing the software strategy of the RISC-V Instruction Set Architecture (ISA).

Download our white paper "Assuring the Integrity of RISC-V Cores and SoCs" and learn more about the verification of RISC-V cores to ensure full IC integirty.